A VCO-driven frequency divider system incorporating these IC'S consumes 3f3&mW total power to provide the~subharmonic component of the VCO frequency with more than 3-dBm output power over a 10.86-11.01-GHz range.
I. INTRODUCTION w ITH THE ADVENT
of microwave direct satellitebroadcasting (DSB), increasing demand for X-band stable local sources has become more evident [1], [2] . To obtain such a source, current approaches make use of a dielectric resonator stabilized oscillator [1]-[4] . This method, however, suffers from problems like difficulties in monolithic integration of the whole circuit, including the dielectronic resonator, which is desirable for system mass production.
As an approach capable of meeting the above requirement, we have considered a PLL configuration, shown in Fig. 1 , to realize an electronically frequency stabilized X-band monolithic source. In the present configuration, using a power splitter, a part of an X-band VCO power is coupled to a~analog frequency divider to provide~b and signal. Then using a prescaler, the frequency of this signal is furthermore divided down to a range that can be compared with a crystal oscillator frequency, to produce a dc voltage that is applied to the VCO. Under this circumstance, if the VCO frequency is deviated from a prescribed value, the dc voltage resulted will accordingly adjust the VCO frequency to restore its previous value and, thus, stabilization can be achieved. This paper describes the design considerations, process technology, and tnicrowave performance of the GaAs-monolithic VCO, artalogfrequency divider, and power splitter in the PLL system, MTT-34, NO. 6, JUNE 1986 GaAs
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Oscillation condition and output power of the oscillator are, respectively, given by Zo,c + Z,oad = o (6) P = jlR0,cli2 (7) where Z1..d = R 10,d+ jxlO,d is the load impedance seen when looking toward the output at the drain terminal in Fig. 2 , Considering (5)- (7), a CAD program was employed to optimize Xg, Cs, and i, in order to make R .,c negative and P maximum.
Finally, applying (6), ZIO,~and thus the matching element values were determined.
To take into account effects of simplifications and approximations made in the analysis, prior to fabricating the 11-GHz band monolithic VCO, the above design method 
Combining (8) and (9) 
III. FABRICATION PROCESS
Cr-doped HB GRAS substrates were used for fabricating the monolithic IC'S described. Active layers for FET's and resistive layers were formed by selective Si + implantation.
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VOL. MTT-34, NO. 6, JUNE 1986 An FET has a closely spaced electrode structure [10] . A single-gate FET in the oscillator chip has a 1 pm X 280 pm gate. In the divider chip, the gate size for DGFET is 0.5 pm x 300 pm, for SGFET1 is 1 pm x 1000 pm and for SGFET2 is 0.5 pm x 500 pm. A resistive layer in the To reduce a chip size, the quarter-wavelength segments have been realized using meander ( Fig. 10(a) ) and spiral ( Fig. 10(b) ) transmission lines. The chip size for both configurations is 1.0 mm X 1.3 mm X 150 pm. The
meander-type splitter, tested in a 50-fil system, has demon- The Wilkinson power splitter, which possesses an output-port isolation typically better than 15 dB, is beneficial when impedances presented to its ports are poorly matched.
On the other hand, the double-output VCO exhibits no appreciable isolation among its output ports, but can successfully operate so long as the impedances connected to its ports are reasonably matched. Therefore, with relatively matched impedances, application of the double-output VCO would considerably reduce the total area occupied in a monolithic PLL system.
c.~Analog Frequency Divider
A chip photograph for the $ frequency divider is shown in Fig. 11 . The chip size measures 1.8 mm X 1.3 mm x 150 pm. Performance for the frequency divider was investigated in a 50-Q system. The loop natural frequency measured is 2.35 GHz. In the first experiment, an incident 10-( = h) GHZ CW signal was applied, which resulted in 2.5-( =~1) GHz, 5-( = Zfl) GHz, and 7.5-( = f2) GHz output signals. Measured output power levels for the 2.5-and 5-GHz components as a function of input drive level are shown in Fig. 12 . From the figure, the~frequency signal, i.e., 2.5-GHz signal, has a maximum conversion gain of -5 dB at 10-dBm input power. Conversion gains measured for 5-GHz signal and 7.5-GHz signal (not shown in the figure) are respectively, 12 dB and 23 dB below the gain for 2.5-GHz signal. The divider was stable for a less than 3-dBm input power, and could perform~frequency division over 8.5 -10.2 GHz upon applying only 10-dBm input power.
To shift up the dynamic frequency range for the divider, a capacitive stub tuner was used in parallel with the output load. By doing this, the loop natural frequency was shifted up to 2.73 GHz. The externally tuned divider had no output for less than 6-dBm input. With input larger than 7 dBm, the output built up. Maximum conversion gain for the~frequency component was -8 dB. Turn-on threshold response for the externally tuned divider, as a function of input frequency, is shown in Fig, 13 . With a 15-dBm i,nput power, the divider could operate at over a 10. 
